Skip to content

Actions: diffblue/hw-cbmc

Actions

Syntactic checks

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
syntax-checks.yaml
2,172 workflow runs
2,172 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

bump CBMC dependency to release 6.8.0 Syntactic checks #3969: Pull request #1364 synchronize by kroening
1m 34s bump-cbmc
bump-cbmc
1m 34s
ensure that command-line properties are boolean Syntactic checks #3968: Pull request #1637 opened by kroening
1m 25s p-command-line-option2
p-command-line-option2
1m 25s
KNOWNBUG test for GFp via Buechi+BDD Syntactic checks #3967: Pull request #1636 opened by kroening
1m 27s GFp2
GFp2
1m 27s
SystemVerilog queue benchmarks Syntactic checks #3966: Pull request #1634 synchronize by kroening
1m 31s queues
queues
1m 31s
SystemVerilog queue benchmarks Syntactic checks #3965: Pull request #1634 synchronize by kroening
1m 30s queues
queues
1m 30s
SystemVerilog queue benchmarks Syntactic checks #3964: Pull request #1634 synchronize by kroening
1m 31s queues
queues
1m 31s
KNOWNBUG test for SMV range type Syntactic checks #3963: Pull request #1635 opened by kroening
1m 32s range_type11
range_type11
1m 32s
SystemVerilog queue benchmarks Syntactic checks #3962: Pull request #1634 synchronize by kroening
1m 33s queues
queues
1m 33s
bump CBMC dependency to release 6.8.0 Syntactic checks #3961: Pull request #1364 synchronize by kroening
1m 31s bump-cbmc
bump-cbmc
1m 31s
SystemVerilog queue benchmarks Syntactic checks #3960: Pull request #1634 opened by kroening
1m 33s queues
queues
1m 33s
bump CBMC dependency to release 6.8.0 Syntactic checks #3959: Pull request #1364 synchronize by kroening
1m 30s bump-cbmc
bump-cbmc
1m 30s
Verilog: elaboration per compilation unit Syntactic checks #3958: Pull request #1561 synchronize by kroening
1m 28s verilog_elaborate_unit
verilog_elaborate_unit
1m 28s
mark three Verilog tests as passing with Z3 Syntactic checks #3957: Pull request #1633 opened by kroening
1m 29s z3-tests
z3-tests
1m 29s
bump EBMC version to 5.10 Syntactic checks #3956: Pull request #1626 synchronize by kroening
1m 36s bump-ebmc-version
bump-ebmc-version
1m 36s
Verilog: elaborate starting from top-level module Syntactic checks #3954: Pull request #1629 synchronize by kroening
1m 41s verilog-no-dependencies
verilog-no-dependencies
1m 41s
Verilog: elaborate starting from top-level module Syntactic checks #3953: Pull request #1629 synchronize by kroening
1m 28s verilog-no-dependencies
verilog-no-dependencies
1m 28s
Verilog: consolidate module instance type checking Syntactic checks #3952: Pull request #1632 synchronize by kroening
1m 29s verilog-defparam
verilog-defparam
1m 29s
Verilog: consolidate module instance type checking Syntactic checks #3951: Pull request #1632 synchronize by kroening
1m 46s verilog-defparam
verilog-defparam
1m 46s
Verilog: consolidate module instance type checking Syntactic checks #3950: Pull request #1632 synchronize by kroening
1m 27s verilog-defparam
verilog-defparam
1m 27s
Verilog: consolidate module instance type checking Syntactic checks #3949: Pull request #1632 opened by kroening
1m 28s verilog-defparam
verilog-defparam
1m 28s
Verilog: split out elaboration of module instances Syntactic checks #3948: Pull request #1630 synchronize by kroening
1m 30s verilog_elaborate_module_instances
verilog_elaborate_module_instances
1m 30s
Verilog: split out elaboration of module instances Syntactic checks #3947: Pull request #1630 opened by kroening
1m 26s verilog_elaborate_module_instances
verilog_elaborate_module_instances
1m 26s
Verilog: elaborate starting from top-level module Syntactic checks #3946: Pull request #1629 opened by kroening
1m 33s verilog-no-dependencies
verilog-no-dependencies
1m 33s
Verilog: use separate symbol for module source Syntactic checks #3945: Pull request #1628 synchronize by kroening
1m 34s verilog-module-source
verilog-module-source
1m 34s
Verilog: use separate symbol for module source Syntactic checks #3944: Pull request #1628 opened by kroening
1m 29s verilog-module-source
verilog-module-source
1m 29s