Verilog: elaborate starting from top-level module#1629

tautschnig merged 4 commits intomaindiffblue/hw-cbmc:mainfrom

verilog-no-dependenciesdiffblue/hw-cbmc:verilog-no-dependenciesCopy head branch name to clipboard