Skip to content

Use HashMap for Channel storage (TODO:keep ordering) #19

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
yne wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Use HashMap for Channel storage (TODO:keep ordering) #19

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 3 additions & 0 deletions .gitmodules
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,3 @@
[submodule "klib"]
path = klib
url = git@github.com:attractivechaos/klib.git
1 change: 1 addition & 0 deletions klib
Open in desktop
Submodule klib added at 9a063b
32 changes: 32 additions & 0 deletions samples/basic.vcd.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,32 @@
global:
zoom: 2
date: Fri Nov 21 16:56:29 2014
total: 43
skip: 0
time:
scale: 1.00
unit: fs
line : "0 10 20 30 40 "
channels:
default:
e_clk : "▔▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔"
e_rst : "▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔"
e_ren : "▔▔▔▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔╲▁▁▁╱▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔"
e_wen : "▔▔▔▔▔▔▔▔▔▔╲▁▁▁╱▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔╲▁▁▁╱▔▔▔╲▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔"
e_d[3:0] : "Z Z Z Z Z 1 1 Z Z Z Z 2 2 3 3 4 4 5 5 Z Z 6 6 Z Z 7 7 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z "
e_q[3:0] : "U U Z Z Z Z 0 0 1 1 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z 3 3 Z Z 4 4 5 5 6 6 7 7 0 0 Z Z Z "
e_empty : "U U ▔▔▔▔▔▔▔▔╲▁▁▁╱▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔"
e_mid : "U U ▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁"
e_full : "U U ▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁"
fifo1:
clk : "▔▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔╲▁╱▔"
rst : "▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔"
ren : "▔▔▔▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔╲▁▁▁╱▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔"
wen : "▔▔▔▔▔▔▔▔▔▔╲▁▁▁╱▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔╲▁▁▁╱▔▔▔╲▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔"
d[3:0] : "Z Z Z Z Z 1 1 Z Z Z Z 2 2 3 3 4 4 5 5 Z Z 6 6 Z Z 7 7 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z "
q[3:0] : "U U Z Z Z Z 0 0 1 1 Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z 3 3 Z Z 4 4 5 5 6 6 7 7 0 0 Z Z Z "
empty : "U U ▔▔▔▔▔▔▔▔╲▁▁▁╱▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔"
mid : "U U ▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁"
full : "U U ▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁"
w_adr[1:0] : "U U 0 0 0 0 1 1 1 1 1 1 2 2 3 3 0 0 1 1 1 1 2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 "
r_adr[1:0] : "U U 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 3 3 3 3 0 0 1 1 2 2 3 3 3 3 3 3 3 "
17 changes: 17 additions & 0 deletions samples/icarus.vcd.yml
View file
Open in desktop

Large diffs are not rendered by default.

18 changes: 18 additions & 0 deletions samples/libsigrok.vcd.yml
View file
Open in desktop

Large diffs are not rendered by default.

398 changes: 398 additions & 0 deletions samples/plasma.vcd.yml
View file
Open in desktop

Large diffs are not rendered by default.

24 changes: 24 additions & 0 deletions samples/rohd.vcd.yml
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,24 @@
global:
zoom: 3
date: 2022-03-12T16:14:46.339792
total: 21
skip: 0
time:
scale: 1.00
unit: ps
line : "0 10 20 "
channels:
counter:
en : "▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔"
reset : "▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁"
clk : "▁▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁"
val : "0 0 0 0 0 0 0 0 0 1 1 2 2 3 3 4 4 5 5 6 6 "
s0 : "0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 "
nextVal : "0 1 1 1 1 1 1 1 1 2 2 3 3 4 4 5 5 6 6 7 7 "
sequential:
_in0_reset : "▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔╲▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁"
_in1_s0 : "0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 "
_in2_en : "▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁▁╱▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔▔"
_in3_nextVal : "0 1 1 1 1 1 1 1 1 2 2 3 3 4 4 5 5 6 6 7 7 "
_clk0_clk : "▁▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁╱▔▔╲▁▁"
_out4_val : "0 0 0 0 0 0 0 0 0 1 1 2 2 3 3 4 4 5 5 6 6 "
292 changes: 292 additions & 0 deletions samples/systemc.vcd
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,292 @@
$date
May 24, 2022 00:14:03
$end

$version
SystemC 2.3.3-Accellera --- May 23 2022 23:37:24
$end

$timescale
1 ps
$end

$scope module SystemC $end
$var wire 1 aaaaa clock $end
$var wire 1 aaaab reset $end
$var wire 1 aaaac enable $end
$var wire 4 aaaad count [3:0] $end
$upscope $end
$enddefinitions $end

$comment
All initial values are dumped below at time 1e-09 sec = 1000 timescale units.
$end

$dumpvars
0aaaaa
0aaaab
0aaaac
b0 aaaad
$end

#2000
1aaaaa

#3000
0aaaaa

#4000
1aaaaa

#5000
0aaaaa

#6000
1aaaaa

#7000
0aaaaa

#8000
1aaaaa

#9000
0aaaaa

#10000
1aaaaa

#11000
0aaaaa
1aaaab

#12000
1aaaaa

#13000
0aaaaa

#14000
1aaaaa

#15000
0aaaaa

#16000
1aaaaa

#17000
0aaaaa

#18000
1aaaaa

#19000
0aaaaa

#20000
1aaaaa

#21000
0aaaaa

#22000
1aaaaa

#23000
0aaaaa

#24000
1aaaaa

#25000
0aaaaa

#26000
1aaaaa

#27000
0aaaaa

#28000
1aaaaa

#29000
0aaaaa

#30000
1aaaaa

#31000
0aaaaa
0aaaab

#32000
1aaaaa

#33000
0aaaaa

#34000
1aaaaa

#35000
0aaaaa

#36000
1aaaaa

#37000
0aaaaa

#38000
1aaaaa

#39000
0aaaaa

#40000
1aaaaa

#41000
0aaaaa
1aaaac

#42000
1aaaaa
b1 aaaad

#43000
0aaaaa

#44000
1aaaaa
b10 aaaad

#45000
0aaaaa

#46000
1aaaaa
b11 aaaad

#47000
0aaaaa

#48000
1aaaaa
b100 aaaad

#49000
0aaaaa

#50000
1aaaaa
b101 aaaad

#51000
0aaaaa

#52000
1aaaaa
b110 aaaad

#53000
0aaaaa

#54000
1aaaaa
b111 aaaad

#55000
0aaaaa

#56000
1aaaaa
b1000 aaaad

#57000
0aaaaa

#58000
1aaaaa
b1001 aaaad

#59000
0aaaaa

#60000
1aaaaa
b1010 aaaad

#61000
0aaaaa

#62000
1aaaaa
b1011 aaaad

#63000
0aaaaa

#64000
1aaaaa
b1100 aaaad

#65000
0aaaaa

#66000
1aaaaa
b1101 aaaad

#67000
0aaaaa

#68000
1aaaaa
b1110 aaaad

#69000
0aaaaa

#70000
1aaaaa
b1111 aaaad

#71000
0aaaaa

#72000
1aaaaa
b0 aaaad

#73000
0aaaaa

#74000
1aaaaa
b1 aaaad

#75000
0aaaaa

#76000
1aaaaa
b10 aaaad

#77000
0aaaaa

#78000
1aaaaa
b11 aaaad

#79000
0aaaaa

#80000
1aaaaa
b100 aaaad

#81000
Loading