riscv32i
Here are 13 public repositories matching this topic...
Risc-V 32i processor written in the Verilog HDL
-
Updated
Nov 27, 2022 - Verilog
5-Stage Pipelined RISC-V CPU + Custom Compiler
-
Updated
Dec 18, 2025 - C++
FISC V— Fundamental Instruction Set Computer
-
Updated
Dec 30, 2025
RV32I core using TL-Verilog.This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover
-
Updated
Apr 29, 2022 - Python
RISC-V Simulator with RV32IM implementation, built during a few days off.
-
Updated
Oct 28, 2024 - C
Neutrino is the logic core of AetherOS. It is a biological Real-Time Operating System (RTOS) developed in RUST and designed to run on bare-metal RISC-V architectures, simulated environments, or biological hardware interfaces.
-
Updated
Jan 5, 2026 - Rust
RISCV 40 Instruction Cycle Accurate CPU Model
-
Updated
Dec 26, 2024 - Assembly
Improve this page
Add a description, image, and links to the riscv32i topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the riscv32i topic, visit your repo's landing page and select "manage topics."