sel4bench/morello: Add a new CPU with PMU events#88
Open
heshamelmatary wants to merge 1 commit intoseL4:masterfrom
Open
sel4bench/morello: Add a new CPU with PMU events#88heshamelmatary wants to merge 1 commit intoseL4:masterfrom
heshamelmatary wants to merge 1 commit intoseL4:masterfrom
Conversation
Support new PMU event numbers for the Morello CPU. The first part of the numbers are from Neoverse N1 TRM [1] which the Morello CPU is based on, while the second part are Morello-specific numbers from the Morello TRM [2]. [1] https://developer.arm.com/documentation/100616/0400/ [2] https://developer.arm.com/documentation/den0133/latest Signed-off-by: Hesham Almatary <[email protected]>
33 tasks
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Support new PMU event numbers for the Morello CPU. The first part of the numbers are from Neoverse N1 TRM [1] which the Morello CPU is based on, while the second part are Morello-specific numbers from the Morello TRM [2].
[1] https://developer.arm.com/documentation/100616/0400/
[2] https://developer.arm.com/documentation/den0133/latest