Skip to content

Pull requests: ethanuppal/marlin

New pull request New
9 Open 125 Closed
9 Open 125 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

feat: Auto-recompile Rust side when source changes Code: Verilator Code: Verilog Support
#173 opened Dec 26, 2025 by ethanuppal Loading…
1
@ethanuppal
feat: Add functions for name mangling Code: Verilator
#170 opened Dec 12, 2025 by TheZoq2 Loading…
12
Split model into port and evaluator structs Code: Verilator Code: Verilog Support Documentation
#169 opened Dec 12, 2025 by icewind1991 Loading…
2 tasks done
2
mark generated raw getters/setting unsafe Code: Verilog Support
#168 opened Dec 11, 2025 by icewind1991 Loading…
fix generating tick function when clock port is specified Code: Verilog Support
#166 opened Dec 6, 2025 by icewind1991 Loading…
1
add clock & reset Code: Verilog Support
#147 opened Aug 12, 2025 by zzjrabbit Loading…
4
feat(lang): Allow specifying manifest path for Spade and Veryl projects Code: Spade Support Code: Verilog Support Code: Veryl Support Documentation
#132 opened Apr 3, 2025 by vonniiee Loading…
6
feat(spade): Bridge Spade types into Rust 🔥 Code: Spade Support Code: Verilator
#127 opened Mar 30, 2025 by ethanuppal Loading…
5 tasks
@ethanuppal
ci(perf): Setup performance regressions testing Infra: CI
#107 opened Mar 11, 2025 by ethanuppal Loading…
@ethanuppal
2
ProTip! Follow long discussions with comments:>50.