Skip to content
View chz05's full-sized avatar
  • La Jolla, CA
  • 23:04 (UTC -08:00)

Block or report chz05

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
chz05/README.md

Typing SVG

🌐 Explore my full homepage β†’

πŸŽ“ Master Student in Computer Science @ Columbia University 🧠 Hardware Accelerators | Hardware-Software Codesign | Compiler | Simulation and Modeling πŸ“§ Email: [email protected]


profile views


πŸ”¬ Research Interests

Hardware Accelerators
I specialize in designing and developing next-generation hardware accelerators that dramatically improve computational performance across diverse workloads. My research focuses on creating specialized architectures that can deliver orders of magnitude speedup for AI/ML, scientific computing, and data-intensive applications.

Hardware-Software Codesign
I am passionate about bridging the gap between hardware capabilities and software efficiency through innovative codesign approaches. My work explores how to co-optimize algorithms, software frameworks, and hardware architectures to achieve maximum performance and energy efficiency.

Simulation and Modeling Tools
I am actively developing advanced simulation frameworks, including the Assassyn project and multi-accelerator simulation platforms. My objective is to create unified, user-friendly, and highly performant simulation tools that provide sufficient architectural details while maintaining fast execution speeds for both research and industry applications.


🌱 Long-term Vision

I aspire to become a leading researcher and innovator in computer architecture and systems design, with deep expertise in hardware accelerators, simulation frameworks, and performance optimization. My long-term goal is to develop cutting-edge tools and methodologies that become widely adopted across both academia and industry, driving significant improvements in computer performance and computational efficiency. Ultimately, I hope to democratize access to high-performance computing through innovative hardware-software solutions, enabling researchers and practitioners to tackle increasingly complex computational challenges and accelerating scientific discovery across multiple domains.


πŸ‘¨πŸ»β€πŸ’» Languages and Tools

Python PyTorch MLIR Java C++ SystemVerilog Rust C Docker Linux

🀝 Connect with me

LinkedIn GitHub


Pinned Loading

  1. assassyn assassyn Public

    Forked from Synthesys-Lab/assassyn

    Asynchronous semantics for architectural simulation and synthesis.

    Python

  2. chz05.github.io chz05.github.io Public

    SCSS

  3. Synthesys-Lab/assassyn Synthesys-Lab/assassyn Public

    Asynchronous semantics for architectural simulation and synthesis.

    Python 65 14