Skip to content

Actions: alees24/sonata-system

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
58 workflow runs
58 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Present memory sizes and DNA value in system info Deploy to GitHub Pages #79: Commit 1dc88e7 pushed by alees24
1d 0h 0m 1s main
main
1d 0h 0m 1s
Present memory sizes and DNA value in system info CI #82: Commit 1dc88e7 pushed by alees24
1d 0h 0m 1s main
main
1d 0h 0m 1s
test harness code improvements Deploy to GitHub Pages #78: Commit 030d173 pushed by alees24
1d 0h 0m 4s main
main
1d 0h 0m 4s
test harness code improvements CI #81: Commit 030d173 pushed by alees24
1d 0h 0m 1s main
main
1d 0h 0m 1s
[rtl] Rename xbar_main_geneated.hjson Deploy to GitHub Pages #77: Commit 79ddc13 pushed by alees24
1d 0h 0m 1s main
main
1d 0h 0m 1s
[rtl] Rename xbar_main_geneated.hjson CI #80: Commit 79ddc13 pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Improve the descriptions of the HyperRAM-related switches Deploy to GitHub Pages #76: Commit 1df06cd pushed by alees24
1d 0h 0m 3s main
main
1d 0h 0m 3s
Improve the descriptions of the HyperRAM-related switches CI #79: Commit 1df06cd pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Revert HyperRAM clock frequency to 100MHz CI #78: Commit 6429654 pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Revert HyperRAM clock frequency to 100MHz Deploy to GitHub Pages #75: Commit 6429654 pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Linear execution test of HyperRAM interface Deploy to GitHub Pages #74: Commit 0c81ed9 pushed by alees24
1d 0h 0m 1s main
main
1d 0h 0m 1s
Linear execution test of HyperRAM interface CI #77: Commit 0c81ed9 pushed by alees24
1d 0h 0m 1s main
main
1d 0h 0m 1s
Dual-ported, buffered interface to HyperBus Memory Controller Deploy to GitHub Pages #73: Commit 21ad093 pushed by alees24
1d 0h 0m 1s main
main
1d 0h 0m 1s
Dual-ported, buffered interface to HyperBus Memory Controller CI #76: Commit 21ad093 pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
HyperRAM test software CI #75: Commit ed86a2e pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
HyperRAM test software Deploy to GitHub Pages #72: Commit ed86a2e pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
HyperRAM in simulation Deploy to GitHub Pages #71: Commit 549b92a pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
HyperRAM in simulation CI #74: Commit 549b92a pushed by alees24
1d 0h 0m 1s main
main
1d 0h 0m 1s
Push the simulator build result to cache CI #73: Commit ae5f47f pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Push the simulator build result to cache Deploy to GitHub Pages #70: Commit ae5f47f pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Reduce access latency of GPIO blocks CI #72: Commit 68847c4 pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Reduce access latency of GPIO blocks Deploy to GitHub Pages #69: Commit 68847c4 pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Software changes for SPI controller modifications CI #71: Commit a8ecbde pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Software changes for SPI controller modifications Deploy to GitHub Pages #68: Commit a8ecbde pushed by alees24
1d 0h 0m 2s main
main
1d 0h 0m 2s
Eliminate read access latency of rv_timer Deploy to GitHub Pages #67: Commit 5683774 pushed by alees24
1d 0h 29m 29s main
main
1d 0h 29m 29s