Skip to content
Open
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion .gitmodules
Original file line number Diff line number Diff line change
Expand Up @@ -3,7 +3,7 @@
url = ../../The-OpenROAD-Project/yosys.git
[submodule "tools/OpenROAD"]
path = tools/OpenROAD
url = ../OpenROAD.git
url = https://github.com/The-OpenROAD-Project/OpenROAD.git
[submodule "tools/yosys-slang"]
path = tools/yosys-slang
url = https://github.com/povik/yosys-slang.git
Expand Down
5 changes: 3 additions & 2 deletions flow/designs/src/chameleon/IPs/WDT32.v
Original file line number Diff line number Diff line change
Expand Up @@ -40,8 +40,9 @@ module WDT32 (
end

reg wden_p;
always @(posedge clk)
wden_p <= WDEN;
always @(posedge clk or posedge rst)
if (rst) wden_p <= 1'b0;
else wden_p <= WDEN;
Comment on lines +43 to +45
Copy link
Copy Markdown

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

high

The addition of the asynchronous reset to wden_p correctly addresses the X-propagation issue during simulation. However, the same IP module is duplicated at flow/designs/src/chameleon_hier/rtl/IPs/WDT32.v and remains unpatched in this pull request. To ensure consistency across the repository and prevent simulation/synthesis mismatches in designs using the hierarchical path, this fix should be applied to that file as well.


always @(posedge clk or posedge rst)
begin
Expand Down
5 changes: 3 additions & 2 deletions flow/designs/src/chameleon_hier/rtl/IPs/WDT32.v
Original file line number Diff line number Diff line change
Expand Up @@ -40,8 +40,9 @@ module WDT32 (
end

reg wden_p;
always @(posedge clk)
wden_p <= WDEN;
always @(posedge clk or posedge rst)
if (rst) wden_p <= 1'b0;
else wden_p <= WDEN;

always @(posedge clk or posedge rst)
begin
Expand Down