Skip to content
View Gabriel836's full-sized avatar
  • University of São Paulo

Block or report Gabriel836

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. basic_digital_systems basic_digital_systems Public

    Verilog code for basic digital systems and modules.

    Verilog

  2. riscv-assembly-learning riscv-assembly-learning Public

    Repository mainly used to share my riscv assembly codes

    Assembly

  3. EDIII-Trabalho03 EDIII-Trabalho03 Public

    Trabalho 3 de Estruturas de Dados III

    C

  4. SEL632 SEL632 Public

  5. openlane2 openlane2 Public

    Forked from chipfoundry/openlane2

    The next generation of OpenLane, rewritten from scratch with a modular architecture

    Python

  6. fonte-tensao-regulada fonte-tensao-regulada Public

    Projeto de fonte de tensão regulada no LTspice