generated from TinyTapeout/ttsky-verilog-template
-
Notifications
You must be signed in to change notification settings - Fork 0
Open
Description
We need to somehow communicate with our core from the outside; UART seems like the most natural choice for a TTO design. We will need at least the following functionality:
- write data into the memory of the core
- read data from the the memory of the core
- gather metadata on the state of the core (this is tentative, but ideally we would want to be able to get some debugging info in case the cpu gets stuck or outputs incorrect data)
Metadata
Metadata
Assignees
Labels
No labels