|
1 | 1 |
|
2 | 2 | =============================== |
3 | | -**timestamp* - time stamp |
| 3 | +**timestamp** - time stamp |
4 | 4 | =============================== |
5 | 5 |
|
6 | | -Simple timestamp recorder . |
| 6 | +Simple timestamp recorder. |
7 | 7 |
|
8 | 8 | **Unit test/Example:** |
9 | 9 | `test_Timestamp.v <https://github.com/SiLab-Bonn/basil/blob/master/tests/test_Timestamp.v>`_ |
|
13 | 13 | +---------------+---------------------+-----------------------+------------------------------------------------------+ |
14 | 14 | | Name | Size | Direction | Description | |
15 | 15 | +===============+=====================+=======================+======================================================+ |
16 | | - | EXT_ENABLE | 1 | input | active high accept DI signal (synchronous to PULSE_CLK) | |
| 16 | + | EXT_ENABLE | 1 | input | active high accept DI signal (synchronous to CLK) | |
17 | 17 | +---------------+---------------------+-----------------------+------------------------------------------------------+ |
18 | | - | CLK | 1 | input | module clock | |
| 18 | + | CLK | 1 | input | module clock | |
19 | 19 | +---------------+---------------------+-----------------------+------------------------------------------------------+ |
20 | | - | DI | 1 | input | input signal | |
| 20 | + | DI | 1 | input | input signal | |
21 | 21 | +---------------+---------------------+-----------------------+------------------------------------------------------+ |
22 | | - | EXT_TIMESTMP | 1 | input | external timestamp timestamp pulse | |
| 22 | + | EXT_TIMESTAMP | 64 | input | external timestamp timestamp pulse | |
| 23 | + +---------------+---------------------+-----------------------+------------------------------------------------------+ |
| 24 | + | TIMESTAMP_OUT | 64 | output | | |
23 | 25 | +---------------+---------------------+-----------------------+------------------------------------------------------+ |
24 | | - |
25 | 26 | Registers |
26 | | - +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ |
27 | | - | Name | Address | Bits | r/w | Default | Description | |
28 | | - +===============+==================================+========+=======+=============+============================================================================================+ |
29 | | - | EN | 2 | [0] | r/w | | enable module | |
30 | | - +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ |
31 | | - | EXT_TIMESTMP | 2 | [1] | r/w | 0 | use external timestamp | |
32 | | - +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ |
33 | | - | EXT_ENABLE | 2 | [2] | r/w | 0 | enable external start | |
34 | | - +---------------+----------------------------------+--------+-------+-------------+--------------------------------------------------------------------------------------------+ |
35 | | - |
| 27 | + +---------------+----------------------------------+--------+-------+-------------+----------------------------------------------+ |
| 28 | + | Name | Address | Bits | r/w | Default | Description | |
| 29 | + +===============+==================================+========+=======+=============+==============================================+ |
| 30 | + | EN | 2 | [0] | r/w | | enable module | |
| 31 | + +---------------+----------------------------------+--------+-------+-------------+----------------------------------------------+ |
| 32 | + | EXT_TIMESTMP | 2 | [1] | r/w | 0 | use external timestamp | |
| 33 | + +---------------+----------------------------------+--------+-------+-------------+----------------------------------------------+ |
| 34 | + | EXT_ENABLE | 2 | [2] | r/w | 0 | enable external start | |
| 35 | + +---------------+----------------------------------+--------+-------+-------------+----------------------------------------------+ |
0 commit comments