for precompute synthesis, a dangling OUTPUT gate exists name WireX

[bder]

the dangling gate disappears if defaultmode is used but the precomputed circuit wiring is chosen. But when you specifically choose precompute as the synthesis mode, the error appears.